Abstract -An active-matrix organic light-emitting diode (AMOLED) display driven by hydrogenated amorphous-silicon thin-film transistors (a-Si:H TFTs) on flexible, stainless-steel foil was demonstrated. The 2-TFT voltage-programmed pixel circuits were fabricated using a standard a-Si:H process at maximum temperature of 280°C in a bottom-gate staggered source-drain geometry. The 70-ppi monochrome display consists of (48 × 4) × 48 subpixels of 92 × 369 µm each, with an aperture ratio of 48%. The a-Si:H TFT pixel circuits drive top-emitting green electrophosphorescent OLEDs to a peak luminance of 2000 cd/m 2 .
Introduction
Growing interest in flexible displays has extended to thinfilm transistor (TFT) backplanes on stainless-steel-foil substrates. Steel foils are attractive because of their tolerance to high-temperature processing, dimensional stability, chemical resistance, impermeability to moisture and other atmospheric contaminants, and a relatively low coefficient of thermal expansion. 1 a-Si:H TFTs on steel foil have been demonstrated, 2 and single TFTs have been integrated with organic light-emitting diodes (OLEDs). 3 Polycrystalline silicon (poly-Si) TFTs, which exhibit higher electron mobilities than a-Si:H TFTs, have also been fabricated on steel foil. [4] [5] [6] [7] [8] Whether a-Si:H or poly-Si is the best choice for active-matrix organic light-emitting diode (AMOLED) display pixels on steel foil remains unclear. Because steel is opaque, it can only serve with top-emitting OLEDs. When integrated with top emitters, the a-Si:H pixel circuit, 2-TFTs plus a storage capacitor (C s ), may occupy most of the pixel area without reducing the display aperture ratio. In this case, the ratio is set solely by the width of the interconnects. Here, we show that the a-Si:H TFTs width-to-length (W/L) ratio can be made large enough 9, 10 to deliver sufficient current to drive a top-emitting electrophosphorescent OLED. We fabricated AMOLED backplanes with an active pixel driver matrix of 48 × 48 pixels and each pixel. Each pixel consists of four vertical strip subpixels with 92 × 369-µm footprints for future application in a red-green-bluewhite (RGBW) display. Each subpixel circuit is made with a switching TFT (T1) of gate width to length ratio W/L = 50 µm/5 µm, a driver TFT (T2), with W/L = 200 µm/5 µm, and a storage capacitor C S ≅ 2 pF, as shown in Fig. 1(a) . For expedient evaluation, the data lines of four subpixels are connected such that one data signal lights up one full pixel at a time. Figure 1(b) is the optical micrograph of one subpixel. The active OLED area is denoted by the dashed rectangle. By employing 20-µm-wide interconnect lines leaves a pixel aperture ratio of 48% was employed. A blanket electrophosphorescent 11, 12 top-emitting 13, 14 green OLED array with a transparent indium tin oxide (ITO) cathode completes the display. The sequence, composition, thicknesses, and energy levels of the OLED layers are shown in Fig. 1(c) .
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Experiments
The 125-µm-thick 5 × 5 cm 2 stainless-steel-foil substrates had an "as-received" roughness of~1.2 µm peak-to-peak. The roughness was due to unidirectional grooves formed when the steel is rolled into sheets. Along with this roughness, the substrate has point-defect-like inclusions with a height of~1 µm. Because such roughness and defects decrease display yield by causing shorts in the OLEDs and breaks in the interconnect lines, we planarized the substrates with 2.5 µm of siloxane spin-on glass. Then, an electrically insulating layer of 200-nm-thick SiO 2 was deposited at 300°C by plasma-enhanced chemical vapor deposition (PE-CVD). 15 Next, a 90-nm-thick Cr gate metal layer was deposited by thermal evaporation and patterned using Cr-7S wet etch from Cyantek Corp. 16 The TFT stack of 340-nm-thick SiN x , 200-nm-thick intrinsic (i) a-Si:H, and 50-nm-thick doped n + a-Si:H layer was deposited by PE-CVD at 500-mTorr using a 13.56-MHz RF power density of 66 mW/cm 2 . The gate SiN x was deposited at 280°C from SiH 4 :NH 3 at a flow ratio of 1:9, the a-Si:H from SiH 4 at 230°C, and the n + a-Si:H from SiH 4 :PH 3 = 70:1 at 230°C. Next, a-Si:H islands and gate vias were patterned by reactive ion etching (RIE) at 100 mTorr and power density of 140 mW/cm 2 . A gas flow ratio of SF 6 /CCl 2 F 2 = 6:2 was used to etch the a-Si:H, and CF 4 /O 2 = 7:1 for the gate vias. The source-drain and interconnect metal tri-layer of 50-nm-thick evaporated Cr, 200-nm-thick sputtered Al-1% Si, and 50-nm-thick sputtered Cr layer were then deposited. Al-1% Si has a low tendency for hillock formation, 17 and sputtering ensures good step coverage and low via and interconnect resistances. The Cr was patterned with Cr-7S wet etch, and the Al-1% Si using a mixture of H 3 PO 4 :H 2 O:HNO 3 :CH 3 CO 2 H = 6:2:1:1. The n + layer was etched with RIE at 100 mTorr and 140 mW/cm 2 by CCl 2 F 2 :O 2 = 7:1, which completed the TFT pixel circuits.
Prior to OLED deposition, the TFT backplanes were passivated with a 1-µm-thick layer of SiN x deposited at 200°C by PE-CVD from SiH 4 :NH 3 = 1:9 at 500 mTorr using a power density of 66 mW/cm 2 . Next, vias for the T2 sourceto-OLED anode connection were etched by RIE using CF 4 /O 2 = 7:1. A bi-layer anode of 200-nm-thick Al-1%Si and 50-nm-thick Cr was then deposited and patterned. To planarize the TFT relief replicated in the SiN x layer, AZ5209 photoresist was spun on at 4000 rpm, patterned to form windows to the anode and baked at 200°C for 10 min to form windows to the anode. A 5-nm-thick layer of Ni was sputter-deposited and exposed to UV-generated O 3 for 5 min to oxidize the Ni surface in preparation for OLED deposition.
The organic layers, shown in Fig. 1(c) , were sequentially deposited from pre-purified 18 14 serve to transport electrons from the cathode while confining excitons within the emissive layer. The structure was completed by depositing the transparent 50-nm ITO cathode through a shadow mask, using RF magnetron sputtering at a power of 100 mW/cm 2 to obtain a rate of 0.5 Å/sec. 13 Control devices of the same structure were grown on glass substrates. They had peak forward-emitted external quantum efficiency of (3.0 ± 0.2)% at a luminance of 200 cd/m 2 .
Pixel circuit and display results
Electrical characteristics were measured using an HP4145 parameter analyzer. The transfer characteristics of an a-Si:H driver TFT (T2) are shown in Fig. 2(a) . The TFTs have a threshold voltage V T Х 3 V, current ON/OFF ratio I ON /I OFF Х 10 7 , sub-threshold slope S Х 500 mV/dec, and saturation electron mobility µ sat Х 0.5 cm 2 /V-sec. The stability of the TFTs was tested at a fixed gate-to-source/drain field of 10 6 V/cm, applied in successive stress periods of 10-10,000 sec. After each period, the transfer curve was measured and the threshold voltage was extracted. Figure  2 (b) is a plot of ∆V T vs. gate-bias stress time. The plot includes results for a-Si TFTs deposited at 150°C and 250°C 19 on plastic and at 280°C on glass. Deposition at high temperature clearly improves TFT stability. Steel-foil substrates have an advantage over most plastic substrates in their temperature tolerance. The 2-TFT pixel circuits were evaluated before OLED deposition by grounding the source of T2 in the absence of an OLED load, with results shown in Fig. 2(c) . Completed OLED pixels were biased using an HP4145 analyzer, and the luminance of individual OLEDs was measured using a calibrated photodiode. 20 Figure 4(a) shows the luminance versus V DATA and V SELECT at V DD = 25 V for one such pixel. For V SELECT < 4 V no luminance was observed and the maximum luminance of~2000 cd/m 2 was reached at V DATA = V SELECT = 25 V. A target luminance of~100 cd/m 2 , which is a standard number for a desktop display, 9,10 is reached at V DATA = 7 V and V SELECT = 10 V. This turn-on voltage could be further reduced by using a more efficient OLED. To evaluate the functionality of the full display while it is flexed we tied all the address lines together, and bent it to a radius of~50 cm. The pixel emission was uniform as evident from Fig. 4(b) . The entire display is shown in Fig. 4(c) . 
Conclusions
We demonstrated an AMOLED display using 2-TFT a-Si:H pixels circuits fabricated at 280°C on flexible stainless-steel foil. We conclude that an a-Si:H TFT backplane based on flexible steel foil can power a bright top-emitting AMOLED display based on electrophosphorescent OLEDs. The stability of the TFTs on steel was measured and found to be superior to low-temperature a-Si:H TFTs on plastic and performs comparably to our results on display glass. The next step is to implement a design using 4-TFT pixel circuits for improved long-term stability of AMOLED operation. 9, 10 
